Bus master AXI is working on a private AXI bus connecting a BRAM I/F controller to the USB core. Using burst transfers, 52 mega bytes a second is stable. However, I cannot get a bus master interface to work on the same AXI bus as the DDR controller that is setup by base system builder. I suspect it is a configuration issue.